lowRISC / ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
See what the GitHub community is most excited about today.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
A minimal GPU design in Verilog to learn how GPUs work from the ground up
OpenTitan: Open source silicon root of trust
RISC-V Debug Support for our PULP RISC-V Cores
HW Design Collateral for Caliptra RoT IP
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
Common SystemVerilog components